Abstract-Pseudorandom single photon counting is a novel time-resolved optical measurement method, which is advantageous over convention techniques in terms of data-acquisition speed and system cost. As a critical component of the pseudorandom single photon counter, the photon arriving time digitizer should be storage efficient for a high photon counting rate, while maintaining good time accuracy. We report an ultra storage-efficient time digitizer for a pseudorandom single photon counter in this paper, which is based on the asynchronous serial communication and can store the arriving time of every photon in 1-b memory space. In addition, a novel comb-wave modulator is proposed to achieve the dc balance required for asynchronous serial communication. Our prototype implemented on field-programmable gate arrays provides a time resolution of 400 ps. It can register up to 4.2-Giga photon arriving time tags with 1024 32-b memory space.
I. INTRODUCTION

D
IFFUSE optical tomography (DOT) has drawn increasing interest in the areas of medical diagnosis and biomedical research in recent years. In this method, one or multiple near-infrared lasers are deployed on a tissue surface to excite so-called diffuse photon density waves that propagate through the tissue for more than a few centimeters. Diffuse photons emerging from the surface are usually measured by multiple photodetectors lo-cated at various distances from the sources. The recorded photon intensities (time dependent or time independent) are used to reconstruct tomographic images of the tissue under investigation in terms of optical parameters, such as absorption coefficient and scattering coefficient. DOT has the characteristics of being noninvasive, nonionizing, and harmless to the tissue so that it can be used repeatedly on patients. Other advantages of DOT include its capability to image "physiological" functions related to optical properties, and a large penetration depth by the use of diffusive photons [1] , [2] . Since DOT has many advantages over other conventional imaging techniques, there are a wide range of potential clinical applications, including breast cancer detection, brain function study, infant and fetus monitoring, arthritis diagnosis, and small animal whole body imaging [1] , [3] .
In order to achieve higher spatial resolution and image quality with DOT, it is critical to retrieve as much information as possible from diffusive photons. One of the possible solutions to reach this goal is a time-resolved approach. Currently, the most commonly used technique that has been applied to time-resolved DOT is the time-correlated single photon counting technique [4] . Time-correlated single photon counting is based on the detection of individual photons, the measurement of the arriving time of the individual photon, and the reconstruction of the waveform from the time-correlated measurements [5] . This method makes use of the fact that the excitation light intensity is usually so low that the probability of detecting one photon in one excitation period is much less than one.
However, since there are many excitation periods without detecting a photon, the principle of time-correlated single photon counting leads to an extremely long detection time and a slow data-acquisition (DAQ) process [6] , [7] . As a solution to this problem, a pseudorandom bit-sequence-based single photon counting (PRSPC) method has been proposed by our group [8] . In PRSPC, a low-power laser diode modulated by a pseudorandom bit sequence replaces the pulsed laser as the light source. When this modulated sequence propagates through a turbid medium, it is split into a group of components that have different path lengths to the detector. The correlation of the detected signals with a reference sequence can pick up each component with a specific delay [3] . This enables faster DAQ and a higher photon counting rate compared to a conventional time-correlated single photon counter [9] . Another advantage of this system is that it can differentiate photons detected at different time delays from the environmental noise and interference. The detail of PRSPC was introduced by Zhang et al. in a separate paper [8] .
As the pivotal component in PRSPC, the time-digital converter, which should have both the high counting rate and the large photon time-storage capability, plays a significant role in marking the arriving time of every single photon pulse, which is desirable for high-quality image reconstruction in DOT [10] , [11] . The advantages of PRSPC, such as low power consumption and a high photon counting rate, are closely related to the performance of the time-digital converter. However, due to the principle of PRSPC, there are two special requirements for the time-digital converter component. The first one is the high counting rate in PRSPC, which entails that the time-digital converter should store the photon arriving time rapidly and store a large number of photon arriving times to guarantee the long sampling duration. To obtain these, a high storage efficiency approach is necessary. The second requirement is that the counter should be able to demodulate the tissue information from the modulated signal [6] . Due to these, the conventional time-digital converter block used in the time-correlated single photon counting is not compatible with PRSPC applications. To resolve this problem, a time-digital converter with high storage efficiency and the ability match the pseudorandom bits-sequence modulation is needed.
In this paper, we propose a novel time-digital converter approach for PRSPC implemented on field-programmable gate arrays (FPGAs). Our approach is based on the asynchronous serial communication and could store the arriving time of every photon in 1-b memory space, which combines single photon counting and the spread-spectrum time-resolved optical measurement method. A laser diode modulated with pseudorandom bit sequences replaces the short pulse laser used in conventional time-resolved optical systems, while a single photon detector records the pulse sequence in response to the modulated excitation. Periodic cross-correlation is used to retrieve the impulse response. The feasibility of our approach is validated experimentally.
This approach has ultra-storage efficiency and is compatible with the pseudorandom bits-sequence modulation principle. We have demonstrated a count rate of 2.5 Gb/s, and a higher rate (6.5 Gb/s) is readily achievable. The higher counting rate would help further improve the spatial resolution of reconstructed images. The photon arriving time recovering algorithm used in our approach can store the arriving time of every photon using only 1-b memory space, which makes this time-digital converter system have ultra-storage efficiency. Furthermore, this time-digital converter approach is specified for the pseudorandom bits-sequence-modulated signal, and there is a pseudorandom bits-sequence procedure embedded in the photon arriving time reconstruction block of the time-digital converter. Unlike the conventional time-digital converter construction, the novel method proposed in this paper is not based on the tapped delay lines or Vernier delay-line concept but is developed from the asynchronous serial communication technique. A novel asynchronous serial communication technique called the multi-gigabit transceiver (MGT) is utilized since it has an ultra-high data receiving rate up to 6.5 Gb/s, which could provide a satisfy sampling rate for the resolution of 153 ps [12] , [13] . With this advantage, the long duration tissue scan by PRSPC could be finished quickly without the frequent interruption of the memory saturation.
As the photon pulse output from the single photon counting module is the pure pulse signal and not any modulation could be utilized before it, the problem of dc balance in serial communication became an obstacle. The received signal would be distorted and the error code would appear frequently if the dc balance could not be obtained. For guaranteeing the communication quality of asynchronous serial communication, which is used in our approach, a new comb-wave modulation algorithm is applied to improve the dc balance in the communication receiver port and a specific stack filter is proposed to demodulate the comb wave and recover the information of the single photon counting output. Furthermore, a reconfiguration technique was utilized for system dynamic self testing in the design. The dynamic self-testing module can guarantee the system condition and the precision of measurements.
The key contributions of our solution are as follows.
• An ultra-storage efficiency algorithm for storing the photon arriving time.
• A pseudorandom bits-sequence demodulation block to extract the tissue information.
• A comb-wave modulator and responded stack filter to achieve the dc balance.
• A reconfigurable system DST design to guarantee the precision of measurement. We have also developed a prototype on the XUPV2P development board using Xilinx Virtex-II Pro FPGA [14] . The advantage of using FPGA is its rapid prototyping capability for high-speed designs. The aforementioned design components of our implementation have been verified on this board. The resolution has achieved 400 ps with a 2.5-Gb/s MGT protocol in this prototype. The prototype could obtain a resolution of 400 ps and store a total of 4.2 G of photon arriving time with only 1024 32-b memory space. A Virtex-5 FPGA-based prototype is in fabrication and could reach a resolution of 153 ps since a 6.5-Gb/s MGT protocol will be utilized. This paper is organized as follows. Section II discusses the related works. Section III describes a functional scenario of our PRSPC-compatible time-digital converter. Section IV introduces the system overview and describes each component of the system. The advantage of our approach is discussed in Section V. Section VI presents the implementation details of our prototype and the experiments we conducted to verify our design. Section VII concludes while giving the future direction for this research.
II. RELATED WORKS
The time-electronic converter was used to transform the photon arriving time to the analog or digital signal for the processing of calculation module in the next step [15] , [16] . The time-electronic converter can be separated in two types by the usage of the analog or digital implementation: the time-amplitude converter and the time-digital converter [17] , [18] .
The time-to-amplitude technique is first developed by using the analog devices, including transistors, capacitors, and resistors. The interval of two events can be transformed as a cor-responding voltage in the time-amplitude converter. The basic time-amplitude converter architectures are portrayed by Pouxe J. in [15] . The resolution was less than 25 ps in a range of 100 ns in his design. Another design by Hendrix J. was a 10-MHz time digitizer by using a time-amplitude converter and analog-to-digital converter (ADC) as the core component, where the time-amplitude converter obtained a resolution of 40 ps and every time measurement was saved as 8-b data [19] . In Tanaka, M's design, a time-amplitude converter module integrated with the ADC block in a chip could obtain a resolution of 50 ps in the measurement of 100 ns and had high stability [20] . The data were stored in registers (16 b 16 words). The linearity of the time-amplitude converter mainly depends on the high-quality analog device, and a high resolution and linearity time-amplitude converter is always composed of a lot of expensive analog blocks. For the next processing step, a high-performance ADC is needed to convert the analog amplitude into the digital value. All of the expensive analog devices and high-performance ADCs can cause a lot in engineering design. Furthermore, although an idea-designed time-amplitude converter can output the voltage linear with time, the resolution of the time-amplitude converter is always limited by the performance of the analog circuit and the ADC and there will be a lot of external noise that exists as the ultra-high-frequency range in real applications [21] .
With the development of the circuit technique, the high-speed CMOS devices can support the function of time delaying, and the time-digital converter concept was proposed. Benefitting from digital circuit processing, the time-digital converter can achieve the same performance at a lower cost than the time-amplitude converter. Besides, the time-digital converter is much better in coincidence indicator than the time-amplitude converter. In the design by K. Karadamoglou in [22] , the time-digital converter could obtain a resolution of less than 100 ps by using a startable ring oscillator, and the data were stored in 25 b width. In another design in [23] , a novel time-digital converter with content-addressable memory was implemented in 2.0-mm 2.2-mm space and obtained a resolution of less than 107 ps, but an output data format was not provided. Kalisz first used an FPGA to implement the time-digital converter module in 1997 [24] , which use an adopted tapped-delay-lines technique to obtain 200-ps resolution and a maximum interval of 10 ns. Using tapped delay lines or the Vernier delay line concept, most FPGA-based time-digital converter designs usually suffer from large area consumption and unpredictable place and route delay; an example is Dr. M.-C. Lin's proposal of the FPGA-Based High Area Efficient Time-To-Digital IP Design, the design detail could be found from [25] . This paper did not mention the data output format. A novel time-digital converter implemented on an FPGA was proposed by Min-Chuan Lin and obtained a high resolution of 30 ps while the measurement time interval was only server nanoseconds. Comparing the analog-based time-amplitude converter; the time-digital converter uses the integrated digital techniques and has better performance than the time-amplitude converter in utilization [15] , [26] . The comparison of the time-amplitude converter and time-digital converter is listed in Table I .
With the development of the application-specific integrated circuit (ASIC) and ultra-speed digital communication tech -TABLE I  COMPARISON OF TAC AND TDC nique, the novel high-speed sampling technique utilized in digital communication protocols can be utilized as the signal detection platform to achieve both higher resolution and low cost in time-digital converter design [27] . Combined with the excellent capability in signal capturing, such as a narrow sampling interval and digital voltage sensitivity, the high-speed sampling algorithm, which was originally used in digital communication, can offer a prefect performance in digital-type signal detection with slight modifications [12] . Furthermore, since no reference clock could be provided and no long distance or wireless signal collection is not required in the time-digital converter, a high-speed asynchronous serial communication technique is suitable for the demand.
III. SYSTEM FUNCTIONALITY
The main working flow of the whole time-digital converter approach for the PRSPC system is shown in Fig. 1 and will be explained. There are two main configuration modules in the design: 1) the dynamical self-testing module and 2) the regular detection module. The dynamical self-testing module will be configured in FPGA first to verify the performance of hardware. After obtaining a workable result, the regular detection module will be configured in FPGA for the single photon counting signal receiving and photon time calculation.
In the dynamical self-testing module, a self-testing signal generation block is used to provide a periodic hardware test signal which will be sent out by the high-speed transport port. After then, the signal will be modulated by a comb-wave modulator block and sent to a time-digital converter block. After receiving the output from the comb-wave modulator block, a comb-wave demodulator block in the time-digital converter block would be taken to filter the comb wave, and then a signal reconstruction block will perform a series of processing steps to recover the self-test signal, and the self-test results are stored in a block memory.
In the regular detection module, there is no self-testing signal generation block and the other parts are the same. The comb-wave modulator block locates first behind the single photon counting (SPC) output, which is a CMOS 0 5-V voltage signal, and adds the comb-wave modulation to the single photon counting output. After receiving the output from the comb-wave modulator block by the high-speed receiver port, the comb-wave demodulator block would be taken to filter the comb wave and recover the original single photon counting the output signal. The photon time reconstruction block that was performed will recover the photon arriving time and the results are stored in a block memory. In addition, there is a pseudorandom bits-sequence demodulation block, which makes the demodulation to the data that was stored in the block memory when the sample was finished. Through the demodulation, the tissue information could be obtained.
IV. SYSTEM ARCHITECTURE
The system architecture is described in this section, as shown in Fig. 2 . There are two main modules in the whole system design: 1) the regular detection module and 2) the dynamical self-testing module. In the regular measurement module, there are four main components: 1) the comb-wave modulator block; 2) the comb-wave demodulator block; 3) the photon time reconstruction block; and 4) the pseudorandom bits-sequence demodulation block. In the dynamical self-testing module, it is almost the same as the regular detection module except the self-test signal generation block and the absence of the pseudorandom bits-sequence demodulation block. There is also a control block which contains a processor and connects with the personal computer (PC) using the universal asynchronous receiver/transmitter (UART) bus. Additionally, as the time-digital converter works with the pseudorandom bits-sequence-modulated laser, there is a pseudorandom bits-sequence modulator block that is introduced.
In the following section, we will discuss the key components of the system architecture in depth.
A. Pseudorandom Bits-Sequence Modulator Block
The pseudorandom bits-sequence generation procedure is described in this section. The pseudorandom bits sequence is generated outside the FPGA, which could make the design much simpler and save many resources. The pseudorandom bit sequence was generated by using a special pseudorandom bits generator, and was saved at the block memory in FPGA as the initial setting. The key design issue of the pseudorandom bits generator is to generate the pseudorandom sequence with good randomness.
Data from the pseudorandom bits-sequence modulator block is sent to an optical modulation device, which is used to modulate the continuous laser light with pseudorandom bits-sequence data.
B. Comb-Wave Modulator
The single photon counting signal characteristics are described here first to interpret the function of the comb-wave modulator. After being diffused out of the body tissue, the light signal is collected by a single photon-counting module, which is based on the detection of a single photon of periodic light signal [28] . The individual single-photon pulse has a duration of less than 2 ns. Therefore, the detector signal is a random sequence of single-photon pulses rather than a continuous waveform. The light intensity is represented as an electric signal by the density of the pulses, not by their amplitude. The single photon counting outputs the pulse which represents the photon. After the photon pulse was exported from single photon counting, it should be received by the digital port. While the least interval of two photon pulses exporting in single photon counting is about 80 ns (also called dead time) and it is often that the exporting interval between two photon pulse is much longer than 80 ns when in small light intensity, which means it would always be a long time (at least 160 b in 2 Gb/s) with only a low-voltage (zero) signal export from single photon counting. As the dc balance limitation of almost all of the digital communication protocols, it is not allowed to be a long time with one kind of signal. For modifying the signal performance in transmission, a comb-wave modulation algorithm was utilized to combine a sequence of comb waves at the long zero intervals.
The comb-wave modulator block is described in this section, and it is to made sure that there would be some bits of ones appearing between a certain amounts of zeros. This block contains two main components: 1) the comb-wave generator block and 2) the comb-wave combination block. The architecture of the comb-wave modulator is shown in Fig. 3 .
The comb-wave generator generates the comb wave. As shown in Fig. 3 , there is a clock multiplier to provide a high-frequency internal clock, which allows it to be narrower in each comb peak and more convenient in adjusting the interval between two comb peaks.
The comb-wave modulator block has the function to add the comb wave to the original single-photon counting output signal without causing any distortion. For recovering the original single photon counting output pulse, there should be a gap between the single photon counting pulse and comb wave in the comb-wave-modulated single photon counting output. For satisfying this condition, a novel delay-line combination algorithm is proposed. As shown in Fig. 4 , the input of the original single photon counting output is divided into two signals, the first one is to make a delay of several nanoseconds to generate signal and the second one is to make a reversion to generate signal . After that, the reversed signal makes "AND" logic with the comb-wave signal , which could eliminate comb peaks in the duration of single photon counting pulses and generate signal . At last, make OR logic on the signal and signal to generate the final comb-wave combination result signal .
C. Comb-Wave Demodulator Block
The comb-wave demodulator block is described in this section. This block is composed of the high-speed receiver block and the stack filter block. The high-speed receiver block is designed to receive the data from the comb-wave modulator and convert the data into a digital communication format, and then the stack filter block filters out the comb wave and recovers the original single photon-counting output signal.
The high-speed receiver block is portrayed here. Since there are only the high/low-voltage switches but not the analog signal in the single photon counting output, a regular high-speed digital communication protocol can be utilized for receiving the rising edge of modulated photon pulse signal from the comb-wave modulator. The received signal would be recognized as a digital sequence, and the place where the value changing from 0 to 1 is the rising edge location.
The stack filter block is invoked after receiving the signal from the receiver part. Since the single photon counting output signal was modulated by the comb wave before getting to the receiver ports, the received signal is recovered as the combination of the comb wave and the original single photon counting output signal. A stack filter algorithm is proposed to erase the comb wave from the combination signal for recovering the original single photon counting output signal. This algorithm has a first-input first-output structure and makes use of the fact that the single photon counting output signal is much wider than the modulated comb-wave pulse. There are three levels of segments in this filter and the data go through the filter from the first segment to the last segment. The span of the segment was set between the width of comb pulse and the width of single photon counting output signal. Whether it is a comb pulse or only a rising edge of single photon counting output signal, it would be judged at the output of the stack. The comb pulse in the last segment would be erased and the rising edge of single photon counting output would be retained. As a low-pass digital filter, in fact, the stack filter algorithm has a sharp boundary. Since it is different with the conventional low-pass digital filter, the stack filter is not defined at the frequency domain but in the digital signal span domain, which makes it more suitable in signal discrimination. The procedure of the stack filter is shown in Fig. 5 .
After processing of the stack filter block, the recovered single photon counting output will be sent to the photon time reconstruction block to calculate the photon arriving time.
D. Photon Time Reconstruction Block
The photon time reconstruction block is described in this section. The data output from the comb-wave demodulation block would be recovered as the digital arriving time of the photon in this section. Compatible with pseudorandom, this photon time reconstruction algorithm processes the serial data as in a stream of pseudorandom sequence periods. The data in different pseudo-random sequence periods will be accumulated together and stored, which could satisfy the requirement of the pseudorandom single photon counting principle and compress the storage space maximally. Only 1 bit of memory space is needed to store the arriving time of every photon. Since the transmission data are processed with the unit of frame, and each frame contain bits in the high-speed transceiver protocol, two periods are set for marking the photon pulse in a pseudorandom sequence period. The first period is for counting the transceiver frame number. A receiver frame counter is set to add value one until it achieves the value with every new data of bits received. It will be set back as 1 if counter achieves the value . Besides, there is also a bit counter for counting the bit place of the photon pulse rising edge in the corresponding frame. Every time when a photon pulse is detected, the number of counter and the bit number of one unit were noted to calculate the place in the period of bits. The second period 1023(bits) is for the signal reconstruction. Since there are periods in every period, the locations of the rising edge in every frame need to be rearranged into one period as the place . The place is the data to be used to reconstruct the waveform. It will be stored in a corresponding location of a memory through the high-speed memory block. The pseudocode of the signal reconstruction is shown in Fig. 6 .
When the data are calculated, the high-speed memory block checks the unit of memory space and reads out the data stored in this unit. These data will be added by one to mark the appearance of the photon pulse at this location again. After that, the result will be restored in the unit again to wait for the next event.
Assume that the pseudorandom bits-sequence generator has a pattern of 10 and a period of 1023, and each frame contains 20 bits. Then, the first period includes 1023(frames). Counter adds value one with every new data of 20 b received. It will be set back as 1 if counter achieves the value 1023. Only a 1023-units block memory is required to store the reconstructed data. Whenever there is a new photon arriving, the data in the corresponding unit will increase by one. After many signal periods, a large number of photons has been detected and the distribution of the photons over the time in the signal period will be built up. The result stored in the memory would represent the waveform of the tissue-diffused optical pulse, and the arriving time of every photon was recovered. The process is shown in Fig. 7 .
E. Pseudorandom Bits-Sequence Demodulation Block
The photon arriving time stored in the memory will take a PRBS demodulation in this block when the sample is finished. A cross-correlation calculation of the reconstructed data and the original pseudorandom bits sequence was used to extract the temporal point spread function information from the pseudorandom bits-sequence modulation. The procedure of cross correlation is shown below (1) where is the modulation depth, is the ac component in the detected signal, and is an N-bit-long pseudorandom bit sequence, is the time-dependent response of a sample to the excitation of an ultra-short pulse, and acts as an equivalent temporal gating window. The detail of the temporal point spread function was discussed in [9] .
After the process in this block, the recovered temporal point spread function information will be sent to the PC to conduct further analysis. 
F. Dynamical Self-Testing Module
The dynamical self-testing module is introduced in this section. There are four parts contained in this module and they are the self-test signal generation block, the comb-wave modulator block, the comb-wave demodulation block, and photon time reconstruction block. Since they are the same as the regular detection module except the self-test signal generation block, only the self-test signal generation block is introduced in detail in this section.
The self-testing signal generator can generate a signal to test the whole communication and the time-digital converter system. The self-test signal generator makes use of the character of the photon time reconstruction algorithm, where two signals with an interval of one pseudorandom sequence period is at the same location of two pseudorandom sequence periods and can be saved at one place in the high-speed memory block. The self-test signal is a periodic signal with the period of integral times of the pseudorandom sequence period. The waveform of the self-test signal is shown in Fig. 8 .
The interval between two high-voltage peaks is 20 times that of the pseudorandom sequence period, and the high-voltage time will last for more than 60-b time of the pseudorandom sequence to simulate the single photon counting output.
From the self-test signal generator, the self-test signal will be sent out of the field-programmable gate array (FPGA) through the high-speed transport port which is in the same protocol as the high-speed receiver block. In the external transmission, the signal is modulated by the comb-wave modulator. After being transmitted in a close-loop cable, the modulated signal is received into the FPGA again by the high-speed receiver block and demodulated from comb-wave modulation. After finishing the signal reconstruction, the final result will be stored in the block. In normal performance, the recovered signal should be in one unit of block memory. If the data in the block do not appear at one unit, there must something wrong with the system and the next measurement should not continue. The configuration procedure of the dynamical self-testing module and the regular module are shown in Fig. 9 .
V. SYSTEM PERFORMANCE There are four advantages of this PRSPC-compatible timedigital converter system. The signal reconstruction algorithm is ultra efficient in storing the recovered photon arriving time, which makes it capable in long duration signal collection. The reconfigurable dynamical self-testing design could verify the system performance and guarantee the precision of measurement. The comb-wave modulation could improve the dc balance of the transmission channel in hyper high speed. The main functions of digital high implementation of the receiving component were integrated in FPGA, which enables the system to obtain high performance in speed and resource efficiency, compared with the conventional analog single photon-counting detection methods.
VI. IMPLEMENTATION AND EXPERIMENTAL RESULTS
A prototype is developed to verify the performance of the time-digital converter. The demo prototype is implemented in a Xilinx Virtex-II pro FPGA on the XUPV2P development board. The PRBS modulator block and the high-speed data reconstruction block are implemented using Verilog. Additionally, the high-speed data transceiver is implemented by using the RocketIO IP core embedded in FPGA as multigigabit transceivers (MGTs) and the high-speed memory is implemented using block memory [14] in FPGA. Besides that, the controller processor is implemented by using Microblaze which is embedded in FPGA and the high-frequency clock source is supported by the Xilinx Super clock block [9] .
The software development environment is Xilinx ISE 8.2 and EDK 8.2. The prototype is shown in Fig. 10 with the other functional components as marked.
For verifying the performance, there are four verifications to be held. The first one is the MGT transceiver module design verification, which could validate the performance of asynchronous serial communication in prototype. The second is the combwave modulator block design verification, which could exam the effect of the comb-wave modulator and makes a comparison with the other dc balance encoder. The third is the photon time reconstruction verification, which could check the result of the photon time reconstruction algorithm, and confirm the precision of the algorithm. The last one is the system performance verification, in which the time-digital converter would be embedded in the PRSPC system to check the performance, eliminate the potential error, and test the noise lever.
A. MGT Transceiver Module Design Verification
As the requirement of laser optical imaging, there should not be any signal encoding and decoding utilized during the trans- mitting progress from laser to single photon counting. Only the pure pseudorandom signal could be used in the transmitter channel to modulate the laser. The tissue-diffused optical signal was collected by a single photon counter module "PCDMicro," whose dead time is 80 ns. In the verification, the MGT transceiver in Virtex-II pro FPGA could work in the pure signal mode and the data rate is up to 3.12 Gb/s.
The high-speed eye diagram of the transmitted pseudorandom sequence using MGT is shown in Fig. 11 .
B. Comb-Wave Modulator Block Design Verification
One of the innovations in this time-digital converter system is the comb-wave encoder, which is used to obtain the dc balance in MGT. The serial communication encoder technique has been developed for several decades. Since IBM produced the Extended Binary Coded Decimal Interchange Code (EBCDIC) in 1964, which is an 8-b coding system designed to replace Binary-Coded Decimal? (BCD) within its computer systems [29] , the development of a communication encoder technique has been worked on for several decades. With the evolution, the Unicode was proposed in 1991 [30] . There have been many kinds of TABLE II  COMPARISON BETWEEN THE PRSPC-TDC  AND THE CONVENTIONAL TDC APPROACH encoding algorithms available for the high-speed communication dc balance, which are 4b/5b, 8b/6t, 8b/10b, and so on [31] , [32] . Compared with the conventional communication encoder algorithm, such as the famous 8b/10b or 64b/66b encoding algorithm, the comb-wave modulation algorithm is a more facile approach. Different from the common approaches, the comb-wave modulator uses a relative simple method to achieve the dc balance, which does not change the original characteristics of the single photon counting output signal. It does not need the complex encoder and decoder algorithm, which could hardly be implemented in the clock frequency up to 1 GHz by the regular technique, such as the maximum clock frequency of 100 MHz in the Xilinx 8b/10b IP core [14] . While the antiinterference performance of this algorithm is not as good as the conventional encoder algorithm, there is not any signal reinforcement in the physical level. This comb-wave modulation algorithm was utilized mainly at a short-distance transmission, especially onboard.
In the prototype, the MGT receiver and data reconstruction block can receive the signal with comb-wave modulation in a data rate as high as 2.5 Gb/s.
C. Photon Time Reconstruction Verification
The photon time reconstruction algorithm proposed in this paper is not as prominent in resolution, but the capability of extremely long duration continuous sampling and the efficient storage of photon arriving time makes it brilliant in biomedical imaging application. This approach is specified for PRSPC, which could best release the advantages of PRSPC, such as the high photon counting rate and laser power efficiency. Furthermore, it would not be a problem to achieve higher resolution in the near future with the development of the asynchronous serial communication technique. The comparison of the memory space occupation between the PRSPC-compatible time-digital converter and the conventional time-digital converter approach is shown in Table II .
D. System Performance Verification
The performance verification is held by embedding the timedigital converter into the whole PRSPC system. The pseudorandom sequence used in the verification experiment is in a period of 1023 b and the data stored in the block were sent to the computer to make a final process. The experiments duration are 5 s and the resolution setting is 400 ps, which is generated by using the 2.5-Gb/s MGT modular. There are three conditions that are tested: 1) no tissue, 2) tissue slab with a thickness of 1 cm, 3) tissue slab with a thickness of 2 cm. The temporal point spread function of 400-ps resolution shown in Fig. 12(a) , measured when only a neutral density filter is between the source-detector pair, is the system response. It can be used to characterize the time resolution of the system. The signal-to-noise ratio is about 12 ppm and the DNL of the system is of 1 least-significant bit. The unit of the vertical axis of Fig. 12 is Intensity (a.u.) , where "a.u." represents the arbitrary unit.
The temporal point spread function is expanded in the time domain when a turbid medium is inserted between the source and the detector. Fig. 12(b) and (c) shows the results of the temporal point spread function of 400-ps resolution obtained from tissue phantom slabs 1 cm and 2 cm in thickness, respectively. These experiment results agreed well with theoretical predictions. The time-digital converter performed well compatible with the PRSPC, and noise is weak in the experiments result.
A comparison between our PRSPC and the conventional TCSPC approach had been discussed in [8] and the simulation results had shown that the PRSPC system can rebuild the original waveform with high accuracy theoretically.
PRSPC is able to reproduce the impulse response with high accuracy. While its accuracy may be marginally inferior to that of the conventional TCSPC technique, PRSPC has two main advantages over TCSPC (see [8] for a comparison).
1) Higher photon counting rate and faster data acquisition.
2) Portability and low cost. The detail of these advantages was described in Z. Qiang's paper [8] .
VII. CONCLUSION
This paper describes an implementation of an ultra storageefficient time digitizer for the PRSPC implemented on FPGA, which is developed especially for the bioimaging system based on PRSPC. It has the advantages of ultra storage-efficient and has dynamic self-testing competence. A novel comb-wave modulator and stack filter are proposed in this paper for achieving the extremely high DAQ speed. In addition, a prototype has been developed based on the Xilinx Virtex-II pro FPGA development board and the data rate is 2.5 Gb/s.
In the current research, some problems still need to be resolved. First, the photon timing errors occur frequently when the data rate exceeds 2.5 Gb/s. The signal integrity in all channels will be investigated to make sure that we can reach the maximal possible data rate. Second, there is still room to improve the system time resolution. The resolution we have achieved is 400 ps with a 2.5-Gb/s MGT protocol in this prototype. With a new development board of Virtex-5 FPGA, it is possible to reach a resolution of 153 ps as a 6.5-Gb/s MGT protocol will be utilized.
